U.S. Department of Commerce, Patent and Tracemark of the MAR 1 5 2005

INFORMATION DISCLOSURE STATEMENT BY ARREST ANT

(Use several sheets if necessary)

Application No.:	09/874,402	
Filing Date:	June 4, 2001	_
First Named Inventor:	Jason Dove	
Group Art Unit:	2662	
Examiner Name:	Unknown	
Confirmation No.:	4498	
Attorney Docket No.:	CLX023 US	

			U.S. Pa	atent Documents			
*Examiner Intials		Document Number	Date	Name	Class	Subclass	Filing Date if Appropriate
HM	1.	6,195,355	02/2001	Demizu	370	397	
MM	2.	6,181,694	01/2001	Pickett, Scott K.	370	458	
MM	3.	5,987,026	11/1999	Holland, Peter	370	353	
H/M	4.	6,014,431	01/2000	McHale et al.	379	93.07	
WHI	5.	5,365,521	11/1999	Ohnishi et al.	370	352	
HM.	6.	5,781,320	07/1998	Byers, Charles Calvin	370	395.51	
MM	7.	6,798,784	09/2004	Dove et al.	370	463	
UMM	8.	6,262,986	Jul-01	Oba et al.	370	399	
WIM	9.	6,072,800	Jun-00	Lee	370	412	
4/1	10.	6,014,367	Jan-00	Joffe	370	230	
MM	11.	5,455,826	Oct-95	Ozveren et al.	370	60	
MM	12.	5,577,035	Nov-96	Hayter et al.	370	60	
KIM	13.	5,500,858	Mar-96	McKeown	370	60	
HMM	14.	5,923,644	Jul-99	McKeown et al.	370	230	
WIII	15.	6,160,812	Dec-00	Bauman et al.	370	416	
MM	16.	6,327,253	Dec-01	Frink	370	260	
MM	17.	6,134,217	Oct-00	Stiliadis et al.	370	232	
MM	18.	5,982,771	9 Nov. 1999	Caldara et al.	370	389	
'HM	19.	6,501,731	Dec-02	Chong et al.	370	230.1	
11/1/2	20.	6,389,480	May-02	Kotzur et al.	709	249	
	21.	5,604,867	Feb-97	Harwood, Michael J.	709	233	
MI	22.	6,385,678	Feb-02	Jacobs et al.	710	113	
'44B)	23.	5,119,367	Jun-92	Kawakatsu et al.	370	232	
MINA	24.	5,710,549	Jan-98	Horst et al.	340	825.5	
MIL	25.	5,295,135	Mar-94	Kammerl, Anton	370	233	

Examiner:

Date Considered:

^{*} Examiner: Initial if reference 4s considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with your communication with applicant.

U.S. Department of Commerce, Patent and Pracemark Office	Application No.:	09/874,402
/ E	Filing Date:	June 4, 2001
MAR 1 5 2005 E	First Named Inventor:	Jason Dove
\2 .8/	Group Art Unit:	2662
INFORMATION DISCLOSURE STATE TO THE PLICANT	Examiner Name:	Unknown
(Use several sheets if necessary)	Confirmation No.:	4498
	Attorney Docket No.:	CLX023 US

		Other Art (Including Author, Title, Date, Pertinent Pages, Etc.)
HM	26.	PCT/US02/17515 PCT Search Report, dated 12 Dec. 2002, 1 page
HM	27.	PCT/US02/17515 Int'l Preliminary Examination Report, dated 12 Nov. 2003, 7 pages
MM	28.	Office Action dated September 28, 2004, (US Patent Application 10/199,996) (8 pages)
MM	29.	Response to Amendment dated September 28, 2004, (US Patent Application 10/199,996), filed January 24, 2005, (8 pages)
ni M	30.	Office Action dated September 28, 2004 in EP Application No. 03254534.5-2416 based on US Patent Application 10/199,996 (5 pages total excluding cover sheet)
H/M	31.	Search Report dated October 15, 2003 in EP Application No. 03254534.5-2416 based on US Patent Application 10/199,996 (2 pages total excluding cover sheet)
11/19	32.	"The iSLIP scheduling algorithm for input-queued switches," by N. W. McKeown in IEEE/ACM Transactions on Networking, vol. 7, no. 2, April 1999
WM	33.	T. Anderson, S. Owicki, J. Saxe and C. Thacker, "High Speed Switch for Local Area Networks", ACM Transactions on Computer Systems, vol. 11, no. 4, Nov. 1993 pp. 1-13
HIM	34.	N. W. McKeown, M. Izzard, A. Mekkittikul, W. Ellersick and M. Horowitz, "The tiny tera: A packet switch core", Hot Interconnects V., August 1996, pp. 1-13
MM	35.	A. Parekh, R. Gallager, "A Generalized Processor Sharing Approach To Flow Control in Integrated Services Networks: The Multiple Node Case", IEEE/ACM Transaction On Networking, VOL. 2, NO. 2, APRIL 1994, pp. 136-151
MM	36.	A. Parekh, R. Gallager, "A Generalized Processor Sharing Approach To Flow Control in Integrated Services Networks: The Single Node Case", IEEE/ACM Transaction On Networking, Vol. 1, No. 2, JUNE 1993, pp. 344-357
11011	37.	D. Stiliadis, A. Varma, "Efficient Fair-Queueing Algorithms for Packet-Switched Networks", IEE/ACM Transaction On Networking, Vol. 6, No. 2, 1998, Article No. 27473, pp. 1-11 and B.1-B.2
11/19	38.	M. Goureau, S. Kolliopoulos, S. Rao, "Scheduling Algorithms for Input-Queued Switches: Randomized Techniques and Experimental Evaluation", IEEE/Infocom 2000, pp. 1634-1643
WIN	39.	J. Bennett, Hui Zhang "Why WFQ Is Not Good Enough For Integrated Services Networks", 1996, pp. 1-8
HIM	40.	N. McKeown, A. Mekkittikul, V. Anantharam, J. Walrand, "Achieving 100% Throughput in an Input-Queued Switch", IEEE Transaction Communications, Vol. 47, No. 8, August 1999, (22 pages)
MM	41.	I. Stoica, S. Shenker, H. Zhang, "Core-Stateless Fair Queueing: Achieving Approximately Fair Bandwidth Allocations in High Speed Networks", Http://www-2.cs.cmu.edu/~istoica/sig98talk/, 1998, pp1-20
WW	42.	N. KcKeown, "Scheduling Algorithms for Input-Queued Cell Switches", © 1995, pp. 1-119
MM	43.	R. Schoenen, "An Architecture Supporting Quality-of-Service in Virtual-Output-Queued Switches", iEICE Transaction Communications, Vol. E83-B, No. 2, February 2000, pp. 1-10
MM	44.	M.J.G. van Uitert, S.C. Borst, "A Reduced-Load Equivalence For Generalized Processor Sharing Networks With Heavy-Tailed Input Flows", Probability, Networks and Algorithms (PNA), PNA-R007, August 31,
Examiner:	Mu	Date Considered: OS/OS/OS
* Examiner: not in conform	hitial if re	eference is considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if I not considered. Include copy of this form with your communication with applicant.

U.S. Department of Commerce, Patent and Trademark Office
INFORMATION DISCLOSURE STATEMENT, BY WELICANT
MADE
(Use several sheets if necessary)

	011000 3 01 3
Application No.:	09/874,402
Filing Date:	June 4, 2001
First Named Inventor:	Jason Dove
Group Art Unit:	2662
Examiner Name:	Unknown
Confirmation No.:	4498
Attorney Docket No.:	CLX023 US

HM		2000, pp. 1-37		
MM	45.	N. Joy, K. Jamadagni, "Optimal Call Admission Control in Generalized Processor Sharing (GPS) Schedulers", IEEE Infocom 2001, pp. 1-10		
MM	D. Stiliadis, A. Varma, "Rate-Proportional Servers: A Design Methodology for Fair Queueing Algorith UCSC-CRL-95-58, December 1995, pp. 1-22 and A.1-A.4			
D. Staliadis, A. Varma, "Latency-Rate Servers: A General Model for Analysis of Traffic Scheduling Algoriths", IEEE/ACM Transactions of Networking, Vol. 6, No. 5, October 1998, pp. 611-624				
MM	48.	M. Vishnu, "Implementing VirtualClock without Cell Stamps", IEEE Communications Letters, 1997, pp. 1-		
MM	49.	M. Vishnu, J. Mark, "A Flexible Service Scheduling Scheme for ATM Networks", DBLP Record 'conf/infocom/VishnuM96, 1996, pp. 647-654		
MM	50.	M. Vishnu, J. Mark, "Reference Queue Tracking Strategies for Delay Guarantees in ATM Networks", November 4, 1997, pp. 1-22		
MA	51.	M. Vishnu, J. Mark, "Reference Queue Tracking Strategies for Delay Guarantees in ATM Networks", November 22, 1999, pp. 1-18		
	52.	M. Vishnu, J. Mark, "HOL-EDD: A Novel Service Scheduling Scheme for ATM Networks", June 16, 1997, pp. 1-23		
///				
	ļ			
	ļ			
	-			
	-			
+				
<u> </u>				

Examiner: MANA MACH	Date Considered	KX				
* Examiner: Initial if reference is considered, whether or not citatio	n is in conformance with MPEP	609; Draw line through citation if				
not in conformance and not considered. Include copy of this form with your communication with applicant.						